Turkish Journal of Electrical Engineering and Computer Sciences
Volume 20

Number 3

Article 12

1-1-2012

Design, implementation, and performance analysis of the
WorldFIP/ATM local bridge
TUNCAY AYDOĞAN
İBRAHİM ÖZÇELİK
AKİF KUTLU
HÜSEYİN EKİZ

Follow this and additional works at: https://journals.tubitak.gov.tr/elektrik
Part of the Computer Engineering Commons, Computer Sciences Commons, and the Electrical and
Computer Engineering Commons

Recommended Citation
AYDOĞAN, TUNCAY; ÖZÇELİK, İBRAHİM; KUTLU, AKİF; and EKİZ, HÜSEYİN (2012) "Design,
implementation, and performance analysis of the WorldFIP/ATM local bridge," Turkish Journal of
Electrical Engineering and Computer Sciences: Vol. 20: No. 3, Article 12. https://doi.org/10.3906/
elk-1010-879
Available at: https://journals.tubitak.gov.tr/elektrik/vol20/iss3/12

This Article is brought to you for free and open access by TÜBİTAK Academic Journals. It has been accepted for
inclusion in Turkish Journal of Electrical Engineering and Computer Sciences by an authorized editor of TÜBİTAK
Academic Journals. For more information, please contact academic.publications@tubitak.gov.tr.

c TÜBİTAK
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Abstract
World factory instrumentation protocol (WorldFIP) is a ﬁeldbus network protocol that provides a link
between level zero (sensors/actuators) and level one (ﬁeld controllers such as programmable logic controllers,
etc.) in industrial automation systems. Accessing and connecting the WorldFIP remotely is important
for monitoring, maintaining, and controlling devices in a factory in which asynchronous transfer mode
(ATM) is used as a backbone network. In this study, a transparent WorldFIP/ATM bridge was designed
and implemented in order to access devices on WorldFIP via an ATM network. This designed bridge may
also provide control of the devices over wide area networks. The bridge’s performance was investigated
using network simulation software under various message traﬃc conditions. The results obtained from the
simulations showed that the bridge provides real-time communications between WorldFIP and ATM.
Key Words: WorldFIP, ATM, bridge, industrial communications, ﬁeldbuses

1.

Introduction

The computer-integrated manufacturing (CIM) model shows the hierarchical architecture of a communication
network in a factory plant. The CIM model is divided into 5 layers. The lowest level, level 5, is the ﬁeldbus
network that consists of sensors and actuators. The highest level, level 1, is wide area network that includes
mainframes [1]. Data are exchanged between the lowest and the highest levels of these communication layers.
Communication devices for each of these layers may be far away from each other and use diﬀerent communication
network technologies.
Although standard computer networks have 7 layers of the open systems interconnection (OSI) model,
ﬁeldbus networks have only 3 layers. These include a physical layer, a data link layer (implicitly including the
media access control layer), and an application layer [2].
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Fieldbus networks connect ﬁeld devices such as sensors, actuators, ﬁeld controllers such as programmable
logic controllers (PLCs), regulators, drive controllers and man-machine interfaces [2]. There are several ﬁeldbus
network systems, including ASI, BITBUS, CAN, DeviceNet, Hart, IEC-Fieldbus, InterBus-S, LonWorks, PNET, PROFIBUS, Rackbus, SECROS, SDS, TRON, and world factory instrumentation protocol (WorldFIP)
[1]. All of them have real-time communications speciﬁcations.
Real-time requirements for ﬁeldbus systems’ message latency times are 100-300 ms in process technology,
10-100 ms in manufacturing technology, and 1-10 ms in drive systems [3]. In another study, response times of
ﬁeldbuses were 10 ms at 34%, 1 ms at 30%, 100 ms at 14%, >100 ms at 12%, and 0.1 ms at 10% [4].
Remote real-time connections to ﬁeldbuses are important as they are necessary for monitoring, maintaining, and controlling operations within the factory environment [2,5,6]. Earlier research developed solutions
for remote interconnection between the ﬁeldbus and upper layers of CIM, Ethernet [7,8], ﬁber distributed data
interface (FDDI) [9], and asynchronous transfer mode (ATM) [5,6,10-12]. These solutions demonstrated that
real-time communications speciﬁcations with ATM can be provided. They also showed that ATM can support
traﬃc from various types of real-time applications over a large distance while guaranteeing communications
latency and bandwidth available to the user applications [13-16].
In order to make connections between diﬀerent network systems, devices that translate the complete
protocol stack from one system to another are used [1]. If diﬀerent networks including all OSI layers are being
used, a gateway device is used. However, if there is only a single path possible between stations, the network
layer is not necessary. In that case, a bridge device is used to connect networks. Fieldbuses do not need a
network layer. Thus, they can be interconnected with bridges [2,17]. In the literature, there are approaches
with both gateways and bridges [5,6,18-20]. In these papers, bridges, WorldFIP, and ATM were not researched
at the same time for real-time connections to remote ﬁeldbuses.
WorldFIP has been controlled and monitored over/on ATM by using a PC gateway [21]. In contrast
to previous research, the present study used ATM as a backbone since ATM is suitable for WorldFIP [13].
Furthermore, a bridge was designed and implemented between the WorldFIP ﬁeldbus and ATM in order to
connect to the WorldFIP remotely.
The rest of the paper proceeds as follows. First, brief information about WorldFIP and ATM are given.
Second, the design architecture of the WorldFIP/ATM bridge and its algorithm are presented. Finally, the
performance analysis of the WorldFIP/ATM bridge is discussed.

1.1.

WorldFIP

WorldFIP is a ﬁeldbus that is used in industry, power, process, and transport [22-25]. It is described in Volume
3 of EN50170, which is the ﬁrst international industrial communication standard to also become a standard in
all western European countries. WorldFIP has a 3-layered ﬁeldbus architecture. The physical layer of WorldFIP
provides data transmission at S1 (31.25 kbit/s), S2 (1 Mbit/s), and S3 (2.5 Mbit/s) on shielded twisted pair
(STP) and at 5 Mbit/s on ﬁber optics. The data link layer provides transmission services of variables and
messages. The application layer provides periodic/aperiodic message transmission services [26,27].
The WorldFIP network structure consists of a bus and stations with a bus arbitrator (BA) and producer/consumer speciﬁcations. The BA controls the bus and other stations with medium allocation mechanisms
including periodic transfer, request for aperiodic transfer, and unacknowledged and acknowledged aperiodic message transfer requests. All network schedules are provided by a saved bus arbitrating table (BAT). The BAT
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includes all deﬁned variables and their timings. The BA cycles orderly microcycles and macrocycles for them.
Variables enable the producer or consumer to connect with other stations. When producer stations receive
their own producer variables, they create a message including data that is received from the sensor and is
sent to consumer stations. When consumer stations receive their own consumer variables, they receive the
message, including the data, and subsequently activate their own actuators from producers. All of these are
provided by 6 types of frame. The chips used for these functions are FULLFIP2, MICROFIP, FIELDDRIVE,
and FIELDDUAL. This mechanism is detailed extensively in the literature [24,25,27-29].

1.2.

ATM

ATM is a communication technology that has transport, switching, network management, and customer services.
The transport of data is provided by 53-byte ﬁxed-length packets called cells by packet switching technology.
Transport is both continuous bit rate (CBR) and variable bit rate (VBR). ATM switching is performed by
routing the incoming virtual path and virtual channel identiﬁers (VPI/VCI) and using a hardware-based lookup table. Before data are sent, an ATM network establishes a “connection” by permanent virtual channels
(PVC) or switched virtual channels (SVC). The ATM adaptation layer (AAL) adjusts the transfer process to
perform the upper layer services required by diﬀerent users. There are 4 types of AAL (AAL1, AAL2, AAL3/4,
and AAL5 are deﬁned as 4 types). AAL3/4 provides the transport of error-detected variable-length frames via
connection-oriented and connectionless services. Other speciﬁcations are detailed in [30,31].

2.

Designing and modeling of WorldFIP/ATM bridge

Figure 1 shows a block diagram of the whole system. The system consists of a designed WorldFIP network
model, an ATM network model, and a designed WorldFIP/ATM bridge. Both networks produce traﬃc. In this
paper, the term “frame” is used for a message of WorldFIP, “cell” for a message of ATM, “local (L)” for inner
network traﬃc, and “remote (R)” for outer network traﬃc. The Table shows L/R messages and transmission
links of nodes of both the WorldFIP and ATM networks.
Table. Transmission links of nodes of WorldFIP and ATM networks.

Nodes

Senders

2.1.

CPS1
CPS2
CPS3
CPS4
ATM1
ATM2
ATM3

ATM1

ATM2

ATM3
R

Receivers
CPS1 CPS2

CPS3

R
R

CPS4
L
L
L

CPS5

L
L
L
L

L
L

R

R

L

R

R
R

Design and modeling of the WorldFIP network

The WorldFIP network consists of a bus and 6 nodes (called a station), which are a BA and the N CP Sn . They
have consumer (C) or producer (P) characteristics (see Figure 1), respectively. An actuator (A) and a sensor
(S) are connected to each C/P node. The nodes are enabled as consumers or producers by the identiﬁers labeled
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as A, B, C, D, and E. The A, B, C, and D identiﬁers are for data transmission. O1-O5 identiﬁers are for the
learning process of the bridge. The E identiﬁer is for aperiodic transmission requests. Frame producing is
provided by D and E as local, O1-O5 as remote, and A, B, and C as both remote and local. Thus, the local and
remote traﬃcs in the Table are generated by identiﬁers. When a node receives an identiﬁer that enables it as a
consumer, the node then expects a frame consisting of data. However, when a node receives an identiﬁer that
enables it as a producer, the node will send a frame consisting of data. For example, A, B, C, and E identiﬁers
enable N CP S4 as a consumer, and D and O4 identiﬁers enable it as producer. As an additional example, when
N CP S1 receives A, it produces a data frame. N CP S4 subsequently receives this frame as a consumer. This
traﬃc of identiﬁers is provided by the BAT conﬁgurations shown in Figure 2.

LTB
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AWFE

WIB

A

S

A

AIB

S
WIE

CPS5
D

O5

C

P

CPS4
A
B
C
E
C

BA

D
O4

A
B
C
E

P

C

E
O1
O2
O3
O4
O5
P

WorldFIP Bus

AIE

BRIDGE

TD4
TD1
SWITCH

E

CPS3

CPS2

CPS1
A
O1

E

B
O2

E

C
O3

C

P

C

P

C

P

A

S

A

S

A

S

VC
BUFFER

TD2

TD3
ATM Switch

NATM1

NATM2, NATM3, NCPS1, NCPS2

NATM2

NATM1, NATM3, NCPS3, NCPS4

NATM3

NATM1, NATM2, NCPS5

ATM Nodes

PVCs

Figure 1. Block diagram of designed system.

The scheduling of the BAT in Figure 2 consists of 2 parts: an elementary interval called a “microcycle”
and a whole cycle interval called a “macrocycle,” which contains 7 microcycles. The BAT organizes the transfer
of identiﬁers in order. As Figure 2 shows, the BA orderly sends O1, O2, O3, O4, O5, A, B, C, D, and E
identiﬁers to the bus at the beginning of each microcycle. O1, O2, O3, O4, and O5 identiﬁers are sent at the
ﬁrst microcycle; A, B, C, and D identiﬁers at the second microcycle; B and C identiﬁers at the third microcycle,
and so on. These cycles are regularly repeated at each macrocycle. The BA also sends padding frames at idle
time intervals. The whole above process cycle is called a “periodic” communication type.
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Figure 2. BAT of designed WorldFIP network model.

When BAT scheduling works as planned, messaging requirements may emerge from any node suddenly.
First, these messaging requirements are queued in the WorldFIP interface buﬀer (WIB), and then the messaging
occurs with the E identiﬁer in a padding time interval by the BA. This is called an “aperiodic” communication
type.
Messages received from ATM are aperiodic. Aperiodic messaging is therefore considered in the WorldFIP
network modeling.
Message traﬃc is modeled for A, B, C, D, and E identiﬁers as unacknowledged and for O1, O2, O3, O4,
and O5 identiﬁers as acknowledged message transfer requests.
The BA and whole stations apply all of these algorithms [26-29].
Buﬀer transfer time (C) is the elementary transaction time of the transmission of a pair of frames:
ID DAT, followed by an RP DAT [27]. Buﬀer transfer time is calculated using the following formula.
C=

len(ID DAT ) + len(RP DAT )
+ 2 × tr
bps

(1)

The elementary transaction time of modeling the WorldFIP network is calculated with a 64-bit ID DAT
frame, RP DAT having at most 1072 bits; the network data rate is 2.5 Mbit/s (S3) and tr = 20 μs.
Hence, we calculated and used: C = 64+1072 + 2 × 20 = 494.4 ∼
= 495μs.
2.5

Finally, the WorldFIP bus and nodes were modeled according to S3 and the speciﬁcations of FULLFIP2,
MICROFIP, FIELDDRIVE, and FIELDDUAL 80-MHz chips.

2.2.

Design and modeling of ATM network

An ATM network comprises N AT M 1 , N AT M 2 , and N AT M 3 user points, a switch, and the buses of their
interconnections, as shown in Figure 1.
It is assumed that ATM nodes communicate using a PVC and are composed of virtual connections (VC),
as shown in the Table. ATM nodes produce local and remote message cells. They control the message identiﬁer’s
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(MID) ﬁeld of received messages. If message cells come back to the source, ATM nodes acknowledge them and
send an acknowledged message cell to the switch. Based on the content of the VC table, the switch sends
ATM message cells and WorldFIP remote messages. It also composes and updates VCs using the acknowledged
messages.
Network data transfer rates for TD1, TD2, and TD3 buses are modeled as 25 Mbit/s, and for TD4 as
155 Mbit/s in the IBM 8285 Nways Workgroup Switch [32].

2.3.

Designing and modeling of bridge entities

Entities of the bridge shown in Figure 1 were designed and modeled as described below.
- The WIB is a memory that has 2 subdivisions to save forwarding frames from the ATM to the WorldFIP
and vice versa. Thus, it is a structure increasing bridge performance as it provides forwarding in either direction
at the same time. The structure of the ﬁrst side of the memory map has 256-byte RP-MSG-xx frames, while
the other side has 44-byte AAL3/4 cells. Memory is modeled at a 25-ns data read/write rate and a ﬁrst-in,
ﬁrst-out (FIFO) stack.
- The ATM interface buﬀer (AIB) is a memory with 2 forwarding cells, from the ATM to the WorldFIP
and vice versa. The length of each side of the memory map is structured according to 44-byte AAL3/4 cells.
Memory is modeled at a 25-ns data read/write rate and a FIFO stack.
- The look-up table buﬀer (LTB) is a database that has addresses and connection information of nodes
according to forwarding processes from the WorldFIP to the ATM. The LTB’s database is composed of the
VPI/VCI of the ATM header and the physical address of WorldFIP frames. This information is updated by
the look-up-table composing entity from the WorldFIP to the ATM (WALTCE). The memory data read/write
rate is modeled at 25 ns.
- The WorldFIP interface entity (WIE) is the WorldFIP bridge port. First it receives all messages from the
WorldFIP bus. It subsequently ﬁlters local messages and writes others in the WIB. Thus, it blocks unnecessary
loads on the bridge. It also reads messages from the ATM to WorldFIP and queues them in the WIB, and sends
them to the WorldFIP bus at aperiodic time intervals. Lastly, it sends acknowledged messages to the ATM
interface entity (AIE). Its structure has a WorldFIP station modeled as an 80-MHz FULLFIP2 chip.
- The AIE is an ATM bridge port. First it receives whole cells from the switch and writes to the AIB. It
also restructures the header of cells. It then reads messages from the WorldFIP to the ATM and queues them in
the AIB, then sends them to the switch. Lastly, it sends acknowledged messages from the switch to WALTCE.
Its structure is modeled as a 16-MHz 8051-based chip comprising a cell delineation block (CDB) and SOT-3.
The CDB has functions of a transmission convergence (TC) sublayer on the ATM physical layer.
- The forwarding entity from the WorldFIP to ATM (WAFE) reads related ﬁelds of queued messages from
the WorldFIP to the ATM in the WIB, and then it compares them with the LTB. It converts from WorldFIP
frames to ATM AAL3/4 cells and writes to the AIB. Its structure is modeled as a 16-MHz 8051-based chip.
- The forwarding entity from the ATM to WorldFIP (AWFE) reads queued messages from the ATM to
the WorldFIP in the AIB, and then it converts to WorldFIP frames and writes to the WIB. Its structure is
modeled as a 16-MHz 8051-based chip.
- WALTCE writes and updates related ﬁelds of learning messages from the WorldFIP to the ATM to the
LTB. Thus, the bridge performs the learning process. It does not compose the LTB from the ATM to WorldFIP,
because it is performed on a VC by a switch. Its structure is modeled as a 16-MHz 8051-based chip.
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- The WorldFIP data bus (WDB) and ATM data bus (ADB) are used for data transmission between
entities and buﬀers in the modeled bridge. The WorldFIP signaling bus (WSB), ATM signaling bus (ASB), and
WorldFIP-ATM signaling bus (WASB) are used to control signal transmission interentities.

2.4.

Algorithms of bridging functions

Figure 3 shows that the bridge is an abstracted algorithm of frame/cell receiving, learning, and forwarding
functions for each protocol. These functions are performed using LTB and VC. Processing of remote messages
is performed with forwarding algorithms. In addition, the composing process of the empty LTB and VC at
start-up is performed with learning algorithms.
WORKING ENTITY

ALGORITHM STEPS
BEGIN
PRODUCING
WorldFIP/ATM LOCAL, REMOTE
and LEARNING/MESSAGE
FRAME/CELL

WorldFIP/ATM
NODEs

FILTERING

Y

LOCAL MESSAGE ?

WIE / SWITCH

N

Y

LEARNING MESSAGE ?

WAFE
AWFE

N

WORKING
FORWARDING
ALGORITHM

WORKING
LEARNING
ALGORITHM

WAFE
AWFE

Figure 3. Abstract ﬂowchart of bridging functions.

Forwarding algorithms are based on the following 4 steps.
1) The WIE receives whole messages from the WorldFIP bus and then ﬁlters local ones.
2) The WAFE converts from WorldFIP frames to ATM AAL3/4 cells and forwards to the ATM side by
following substeps b1, b2, and b3.
48 byte
AAL3/4 ATM CELL

HEADER SN IT
5 byte

RP-MSG-xx
WorldFIP FRAME

FSS

Control

2 byte

1 byte

MID

2 bit 4 bit

Target Address
3 byte

DATA

10 bit

44 byte

Source Address
3 byte

LI

CRC

6 bit

10 bit

DATA
≤256 byte

FCS

FES

2 byte 1 byte

Figure 4. Structure of AAL3/4 ATM cell and WorldFIP frame.
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Figure 4 shows the WorldFIP frame and diﬀerent structures of the AAL3/4 ATM cell. The frame has
a variable data length of up to 256 bytes and destination and source addresses. However, the cell has only 44
bytes of data and does not have target or source addresses. Instead of addresses, the cell has VPI/VCI ﬁelds.
Bridges discard idle ﬁelds and reform frame formats on these dissimilar structures.
b1) Discarding frame start sequence (FSS), control, frame check sequence (FCS), and frame ending
sequence (FES) idle frame ﬁelds for the cell.
b2) Reconstructing target, source, and data ﬁelds of frame to cell: data ﬁelds of up to 256-byte frame
segmentation to 44-byte AAL 3/4 cell data ﬁelds. The length indicator (LI) ﬁeld of the cell is then composed
by the WAFE. Each address ﬁeld of the frame consists of a 1-byte link service access point (L SAP), 1-byte
physical address, and 1-byte segment address. It is assumed that the modeled WorldFIP network consists of
only one segment, while the segment address and L SAP are idle for the ATM. Hence, the 1-byte (8 bits)
physical address is placed in the 10-bit MID ﬁeld in the ATM.
b3) Producing new ﬁelds: There are no sequence number (SN), information type (IT), or cyclic redundancy check (CRC) ﬁelds of the cell in the ﬁelds of frame. These ﬁelds are recalculated and added to the cell
by the AIE.
3) The AIE receives all cells from the switch.
4) The AWFE converts ATM AAL3/4 cells to WorldFIP frames and forwards to the WorldFIP side with
substeps d1, d2, and d3.
d1) Discarding SN, IT, LI, and CRC idle ﬁelds of the cell.
d2) Reconstructing VPI/VCI and MID ﬁelds of the cell to the frame address by using the LTB: AAL3/4
cell data ﬁelds are moved to the frame data ﬁeld by the AWFE.
d3) Producing new ﬁelds: FSS, control, FCS, and FES ﬁelds are recalculated and added to the frame by
the WIE.
Learning algorithms occur by the following 2 steps.
The learning of the bridge is the process of creating the LTB. According to the “static LTB,” it is ﬁxed
at start-up. In the case of the “dynamic LTB,” it is free at start-up and is then ﬁlled by learning algorithms
[33]. The latter approach was used in this paper.
1) Learning algorithms of the WorldFIP side
WorldFIP nodes send RP-MSG-xx frames that do not have data to ATM nodes as learning messages at
periodic cycles. They have O1, O2, O3, O4, and O5 identiﬁers and acknowledged message transfer requests.
At ﬁrst, messages are received by the WIE.
The WAFE reads these messages and determines learning messages. Learning messages are then forwarded to the AIE and the switch. The forwarding algorithm is thus completed.
ATM nodes send acknowledgement messages back. An acknowledgment message is forwarded to the
switch, AIE, and WALTCE. WALTCE updates related ﬁelds of the learning messages as writing into the LTB.
2) Learning algorithms of the ATM side
The ATM side has a VC table in the switch instead of the LTB. Remote messages of ATM nodes are
forwarded to the other side by forwarding algorithms. The WorldFIP side sends an acknowledgment message
back. Acknowledgement messages build up the VC table in the switch and update.
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3.

Analysis of model and simulation results

The designed model was simulated by the NETWORK II.5 simulation package. This package was created by
the SIMSCRIPT II simulation programming language [34,35]. NETWORK II.5 can model low levels of OSI
and realtime systems [5,6]. Therefore, it can be used for modeling the WorldFIP and ATM. Figure 5 shows the
designed model of both the WorldFIP and ATM, and it also demonstrates the designed bridge between these 2
protocols.

Figure 5. Simulation model of designed system.

In the WorldFIP network simulation, the message traﬃc characteristic is deﬁned with local-and-remote
frame ratios of 70%/30%, 50%/50%, and 30%/70%, with frequency as exponential and the data ﬁeld of frame
as a random variable of up to 256 bytes. These loads are showed as WFIP(70/30), etc.
In the ATM network simulation, the message traﬃc characteristic is deﬁned with a local-and-remote cell
ratio of 90%/10%, 80%/20%, and 70%/30%, with frequency as exponential. The size of a cell is ﬁxed as 53
bytes. These loads are showed as ATM(90/10), etc.
Performance analysis of the bridged system is carried out by means of bus utilization, process time, queued
message number, delivery time, and entity utilization under various local/remote message traﬃcs. These help
us to explain the bridge’s characteristics [5].
The utilizations of buses show the number of transferred messages and cells in a second (load) at various
local-to-remote message ratios. Process time indicates the transmission time of the bridge’s port-to-port message
and cell under diﬀerent loads. Process time is obtained from the delays caused by running the processes of each
bridge entity. According to simulation results, the maximum number of the frames queued at the buﬀer implies
the bridge’s oﬀered buﬀer capacity. The remote message/cell delivery time is the time required to complete a
transformation of a frame from the WorldFIP node to the ATM node. Remote message delivery time is directly
related to the bridge performance.
Figure 6 shows the utilization of the WorldFIP bus under diﬀerent loads at various local-to-remote
message ratios. As Figure 6 demonstrates, bus utilization changes between 71% and 94% with 13,626 and
26,444 frames of load. This high bus utilization is caused by the BA’s padding in the periodic cycle.
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Figure 6. The utilization of the WorldFIP bus.

Figure 7 shows the utilization of the ATM buses. They are labeled as TD1, TD2, TD3, and TD4 under
diﬀerent loads at various local-to-remote message ratios. TD1, TD2, and TD3 utilization changes between 0.5%
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and 4.5% according to 341 and 2657 cells of load. Additionally, TD4 utilization has a variation between 0.2%
and 0.5% by 812 and 2035 cells of load. These low bus utilizations are caused by the ATM buses’ data rate,
since it is very high and the size of the cell is small according to WorldFIP.
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Figure 7. The utilization of the ATM buses (TD1, TD2, TD3, TD4).

Figure 8 shows the bridge process time from the WorldFIP to ATM under diﬀerent loads. The average
process time changes between 206 and 221 μs at loads of 342 and 46 frames.
Figure 9 shows the bridge process time from the ATM to WorldFIP under diﬀerent loads. The process
time is calculated from 2.5 to 3.2 ms according to 718 cells under WorldFIP (30/70)-ATM (70/30) loads and 59
cells under WorldFIP (70/30)-ATM (90/10) loads. Messages that are going to be sent to the WorldFIP ﬁeldbus
are queued in the WIB until the BA’s next periodic cycle, as described in Section 2.3. Deferral of this message
transfer causes ﬂuctuation of the processing time.
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Figure 9. Bridge process time from ATM to WorldFIP.

Figure 10 shows the maximum queued request frame number in the WIB from the WorldFIP to ATM
under diﬀerent loads, as in Figures 6 and 7. The maximum queued frame number is 28 at 1314 frames of load.
Thus, the capacity of the WIB should be a minimum of 28 frames. The capacity of the WIB is greater than
that of the AIB. This is caused by messages waiting until the BA’s periodic cycle in the WIB.
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Figure 11 shows the maximum queued request cell number in the AIB from the ATM to the WorldFIP
under diﬀerent loads, as in Figures 6 and 7. The maximum queued cell number is 4 at 1239 cells of load. Thus,
the capacity size of the AIB should be a minimum of 4 ATM request cells.
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Figure 12 shows the labeled C1A3 (from CPS1 to ATM3) remote WorldFIP message delivery time from
the WorldFIP to ATM. The delivery time varies from 523 to 650 μs, varying between 7 and 24 frames of load.
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Figure 13. The remote ATM message delivery time.
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Figure 13 shows the labeled A3C5 (from ATM3 to CPS5) remote ATM message delivery time from the
ATM to WorldFIP. The delivery time varies from 262 to 272 μs at variation under WorldFIP (70/30)-ATM
(90/10) loads.
Figure 14 shows the utilization of the bridge entities under WorldFIP (30/70)-ATM (70/30) loads. The

% Utilization

utilization varies from 5.5% to 17% for WIE, is 6% for WAFE, varies from 3.6% to 5.5% for AIE, and varies
from 0.7% to 4.3% for AWFE. The usage rate increases when the load increases.
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Figure 14. The utilization of bridge entities.

4.

Conclusion

In this study, a transparent and translating WorldFIP/ATM bridge was designed between a WorldFIP ﬁeldbus
and an ATM network. The designed architecture was modeled and the performance analysis of the bridge was
investigated.
In the design and implementation stages, WorldFIP and ATM technical speciﬁcation was considered.
The bridge was modeled and analyzed using discrete event simulation technique tools.
The results of the analysis showed that the bridge process time from the WorldFIP to the ATM varied
from 206 to 221 μs, and varied from 2.5 to 3.2 ms from the ATM to WorldFIP under diﬀerent loads. The
maximum queued frame number was 28 frames in the WIB and 4 cells in the AIB. The C1A3 remote WorldFIP
message frame delivery time was 523-650 μs from the WorldFIP to ATM. The A3C5 remote ATM message cell
delivery time was 262-272 μs from the ATM to WorldFIP. Finally, the utilization of the bridge entities was
5.5%-17% for WIE, 6% for WAFE, 3.6%-5.5% for AIE, and 0.7%-4.3% for AWFE.
Based on these results, latency times of 1-10 ms for drive systems and 10-ms response times at 34%
of the ﬁeldbus are supported by our research. In other words, the WorldFIP/ATM bridge provides real-time
requirements for ﬁeldbus systems. This means that the system can be utilized to monitor, maintain, and control
the WorldFIP ﬁeldbuses through ATM networks using a designed bridge.
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